Design Verification Engineer - Hod HaSharon, Center District

Only for registered members Hod HaSharon, Center District, Israel

1 month ago

Default job background

Job summary

We are looking for a talented and motivated Verification Engineer to join our cutting-edge R&D team.

Responsibilities

  • Define and develop simulation and verification environments (testbenches and frameworks) for complex SoC designs.
  • Support RTL development and full-chip integration through verification planning, test writing, and debugging.
  • Analyze and resolve functional issues discovered during simulation or integration phases.
  • Drive continuous improvement in verification methodologies and flows.
  • Collaborate cross-functionally to align with architecture and design specifications.

Qualifications

  • B.Sc. in Electrical Engineering from a recognized university.
  • Minimum of 2 years of hands-on experience in ASIC/FPGA verification.
  • Strong knowledge in verification methodologies, simulation tools, and debugging.
  • Excellent communication and teamwork skills — ability to thrive in a fast-paced, collaborative environment.

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.